loadCdf -file "C:/RIT/RapidFPGA/RapidFPGA/code/Xilinx Projects/PassThrough/PassThrough.ipf"
setMode -pff
generate
exit
